IN74AC192


Presettable BCD/Decade UP/DOWN Counter

High-Speed Silicon-Gate CMOS


The IN74AC192 is identical in pinout to the LS/ALS192, HC/HCT192. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs.

The counter has two separate clock inputs, a Count Up Clock and Count Down Clock inputs. The direction of counting is determined by which input is clocked. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. This counter may be preset by entering the desired data on the P0, P1, P2, P3 input. When the Parallel Load input is taken low the data is loaded independently of either clock input. This feature allows the counters to be used as devide-by-n by modifying the count lenght with the preset inputs. In addition the counter can also be cleared. This is accomplished by inputting a high on the Master Reset input. All 4 internal stages are set to low independently of either clock input. Both a Terminal Count Down (TC_D) and Terminal Count Up (TC_U) Outputs are provided to enable cascading of both up and down counting functions. The TCD output produces a negative going pulse when the counter underflows and TCu outputs a pulse when the counter overflows. The counter can be cascaded by connecting the TCu and TCD outputs of one device to the Count Up Clock and Count Down Clock inputs, respectively, of the next device.


- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA, 0.1 μA @ 25°C
- High Noise Immunity Characteristic of CMOS Devices
- Outputs Source/Sink 24 mA



PIN ASSIGNMENT



LOGIC DIAGRAM



PIN 16 = VccPIN 8 = GND



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)	-0.5 to Vcc +0.5	V
Vout	DC Output Voltage (Referenced to GND)	-0.5 to Vcc +0.5	V
In	DC Input Current, per Pin	±20	mA
Іоит	DC Output Sink/Source Current, per Pin	±50	mA
Icc	DC Supply Current, Vcc and GND Pins	±50	mA
P_{D}	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	V
VIN, VOUT	DC Input Voltage, Output Voltage (Referenced to GND)		0	V_{CC}	V
Tı	Junction Temperature (PDIP)			140	°C
TA	Operating Temperature, All Package Types		-40	+85	°C
Іон	Output Current - High			-24	mA
Iol	Output Current - Low			24	mA
tr, tf	Input Rise and Fall Time * $V_{CC} =$ (except Schmitt Inputs) $V_{CC} =$ $V_{CC} =$	4.5 V	0 0 0	150 40 25	ns/V

 $^{^*}V_{\rm IN}\,$ from 30% to 70% $V_{\rm CC}$

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \le (V_{IN} \text{ or } V_{OUT}) \le V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.



⁺Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

			Vcc	Guaranteed Limits		
Symbol	Parameter	Test Conditions	V	25 °C	-40°C to 85°C	Unit
V_{IH}	Minimum High-Level Input Voltage	Vout=0.1 V or Vcc-0.1 V	3.0 4.5 5.5	2.1 3.15 3.85	2.1 3.15 3.85	V
VIL	Maximum Low -Level Input Voltage	Vout=0.1 V or Vcc-0.1 V	3.0 4.5 5.5	0.9 1.35 1.65	0.9 1.35 1.65	V
Vон	Minimum High-Level Output Voltage	Iout ≤ -50 μA	3.0 4.5 5.5	2.9 4.4 5.4	2.9 4.4 5.4	V
		*V _{IN} =V _{IH} or V _{IL} I _{OH} =-12 mA I _{OH} =-24 mA I _{OH} =-24 mA	3.0 4.5 5.5	2.56 3.86 4.86	2.46 3.76 4.76	
Vol	Maximum Low-Level Output Voltage	Iout $\leq 50 \ \mu A$	3.0 4.5 5.5	0.1 0.1 0.1	0.1 0.1 0.1	V
		*V _{IN} =V _{IH} or V _{IL} Iol=12 mA Iol=24 mA Iol=24 mA	3.0 4.5 5.5	0.36 0.36 0.36	0.44 0.44 0.44	
In	Maximum Input Leakage Current	V _{IN} =V _{CC} or GND	5.5	±0.1	±1.0	μΑ
IOLD	+Minimum Dynamic Output Current	Vold=1.65 V Max	5.5		75	mA
Іонд	+Minimum Dynamic Output Current	V _{OHD} =3.85 V Min	5.5		-75	mA
Icc	Maximum Quiescent Supply Current (per Package)	V _{IN} =V _{CC} or GND	5.5	8.0	80	μА

^{*} All outputs loaded; thresholds on input associated with output under test.

Note: I_{IN} and I_{CC} @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V_{CC}

FUNCTION TABLE

Inputs			Mode	
MR	PL	\mathbf{CP}_{U}	CPD	
Н	X	X	X	Reset(Asyn.)
L	L	X	X	Preset(Asyn.)
L	Н	/	Н	No Count
L	Н		Н	Count Up
L	Н	Н	/	Count Down
L	Н	Н		No Count

X = don't care

The IN74AC192 can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14 or 15, it will follow the sequence 10, 11, 6: 12, 13, 4: 14, 15, 2 if counting Up, and follow the sequence 15, 14, 13, 12, 11, 10, 9 if counting Down. Logic equations

$$TC_U = Q_0 \bullet Q_3 \bullet CP_U$$

For Terminal Count:

$$\underline{TC_U} = \underline{Q_0} \bullet \underline{Q_3} \bullet \underline{CP_U}$$

$$\underline{TC_D} = \underline{Q_0} \bullet \underline{Q_1} \bullet \underline{Q_2} \bullet \underline{Q_3} \bullet \overline{CP_D}$$



⁺Maximum test duration 2.0 ms, one output loaded at a time.

$\label{eq:characteristics} \textbf{AC ELECTRICAL CHARACTERISTICS} (C_L = 50 pF, Input \ t_r = t_f = 3.0 \ ns)$

		$V_{\rm CC}^*$	Guaranteed Limits				
Symbol	Parameter	V	25 °C -40°C to 85°C		Unit		
			Min	Max	Min	Max	
\mathbf{f}_{max}	Maximum Clock Frequency (Figure 1)	3.3 5.0	88 120		40 55		MHz
t PLH	Propagation Delay, CPu or CPb to $\overline{\text{TC}_{\text{U}}}$ or $\overline{\text{TC}_{\text{D}}}$ (Figure 2)	3.3 5.0		20 13		22 14.5	ns
t PHL	Propagation Delay, CPu or CPD to TCU or TCD (Figure 2)	3.3 5.0		19 11.5		21 13.0	ns
t PLH	Propagation Delay, CPu or CPD to Qn (Figure 1)	3.3 5.0		15 10		17.0 11.5	ns
t PHL	Propagation Delay, CP_U or CP_D to Q_n (Figure 1)	3.3 5.0		15 9.5		17.0 11	ns
t PLH	Propagation Delay, Pn to Qn (Figure 3)	3.3 5.0		15 10		17.0 11.5	ns
t PHL	Propagation Delay, Pn to Qn (Figure 3)	3.3 5.0		15 9.5		17.0 11	ns
t PLH	Propagation Delay, PL to Qn (Figure 4)	3.3 5.0		15 10		17 11.5	ns
t PHL	Propagation Delay, PL to Qn (Figure 4)	3.3 5.0		20 12.5		22 14	ns
t PHL	Propagation Delay, MR to Qn (Figure 5)	3.3 5.0		20 12.5		22 14	ns
t PLH	Propagation Delay, MR to TCu (Figure 6)	3.3 5.0		18 12		20 13.5	ns
t PHL	Propagation Delay, MR to $\overline{\text{TC}}_D$ (Figure 6)	3.3 5.0		19 11.5		21 13.0	ns
t PLH	Propagation Delay, PL to TCu or TCD (Figure 6)	3.3 5.0		20 13		22 14.5	ns
t PHL	Propagation Delay, PL to TCu or TCD (Figure 6)	3.3 5.0		15 8.5		17 10	ns
t PLH	Propagation Delay, P_n to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)	3.3 5.0		20 13		22 14.5	ns
t PHL	Propagation Delay, P_n to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)	3.3 5.0		20 12.5		22 14	ns
Cin	Maximum Input Capacitance	5.0	4	.5	4	.5	pF

		Typical @25°C,Vcc=5.0 V	
CPD	Power Dissipation Capacitance	45	pF

*Voltage Range 3.3 V is 3.3 V ± 0.3 V Voltage Range 5.0 V is 5.0 V ± 0.5 V



TIMING	FREQUIREMENTS ($C_L = 50 \text{pF}$, Input $t_r = t_f = 3.0 \text{ ns}$)
--------	---

		V_{CC}^*	Guarantee	Guaranteed Limits		
Symbol	Parameter	V	25 °C	-40°C to 85°C	Unit	
tsu	Minimum Setup Time, Pn to PL (Figure 7)	3.3 5.0	9 6	10 7	ns	
t h	Minimum Hold Time, PL to Pn (Figure 7)	3.3 5.0	-1.0 -1.0	0 0	ns	
tw	Minimum Pulse Width, PL (Figure 4)	3.3 5.0	17 12	21 13	ns	
tw	Minimum Pulse Width, CPu or CPD (Figure 1)	3.3 5.0	11 8	12 9	ns	
tw	Minimum Pulse Width, MR (Figure 5)	3.3 5.0	14 10	16 12	ns	
trec	Minimum Recovery Time, PL to CPu or CPD (Figure 5)	3.3 5.0	9 12	10 13	ns	
trec	Minimum Recovery Time, MR to CPu or CP _D (Figure 5)	3.3 5.0	17 12	21 14	ns	

*Voltage Range 3.3 V is 3.3 V ± 0.3 V Voltage Range 5.0 V is 5.0 V ± 0.5 V




Figure 1. Switching Waveforms

Figure 2. Switching Waveforms




Figure 3. Switching Waveforms

Figure 4. Switching Waveforms






Figure 5. Switching Waveforms

Figure 6. Switching Waveforms





Figure 7. Switching Waveforms

TIMING DIAGRAM





EXPANDED LOGIC DIAGRAM

